


Fig. 1 Prior Art









Fig. 3A

4/62





6/62







Fig. 4A




```
ENTITY FXUCHK IS
                  PORT(
                               SIN
                                                       IN std_ulogic;
                               Q IN
                                                       IN std ulogic;
                               R^{-}IN
                                                       IN std ulogic;
                                                                                                    450
                                                    IN std ulogic;
                               clock
                                                       OUT std ulogic vector(0 to 1);
                               fails
                                                       OUT std ulogic vector(0 to 2);
                               counts
                               harvests
                                                       OUT std_ulogic_vector(0 to 1);
                          );
          --!! BEGIN
--!! Design Entity: FXU;
           --!! Inputs
          -:! 5 IN =>
--!! Q IN =>
--!! R IN =>
--!! CLOCK =>
--!! End Inputs
                                            B.C.S;
                                            A.Q;
                                           clock;
           --!! Fail Outputs;
         --!! 0 : "Fail message for failure event 0";


--!! 1 : "Fail message for failure event 1";

--!! End Fail Outputs;
                                                                                                               440
                                                                         -451
           --!! Count Outputs;
         --!! 0 : <event0> clock;
--!! 1 : <event1> clock;
           --!! 2: <event2> clock;
           --!! End Count Outputs;
           --!! Harvest Outputs;
4 5 6 -!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ⟨ --!! End;
            ARCHITECTURE example of FXUCHK IS
            BEGIN
                  ... HDL code for entity body section ...
            END;
```


Fig. 40




11/62




12/62




13/62




14/62





AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network






Fig. 8A
Prior Art




Fig. 8B
Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm state(0 to 2) \leq = ... Signal 801 ...
     853 < ←!! Embedded FSM: examplefsm;
                          : (fsm_clock);
     859√ --!! clock
     854-{ --!! state_vector : (fsm_state(0 to 2));
      855 √ --!! states
                          : (S0, S1, S2, S3, S4);
                                                                      -852 ≻860
      856 --!! state_encoding: ('000', '001', '010', '011', '100');
                           : (S0 = > S0, S0 = > S1, S0 = > S2,
            --!! arcs
                              (S1 = > S2, S1 = > S3, S2 = > S2,
                              (S2 = > S3, S3 = > S4, S4 = > S0);
     858 -{ --!! End FSM;
     END;
```

Fig. 80






Fig. 9


21/62





<instantiation identifier>.<design entity name>.<eventname>

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network




#### 24/62

```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C



```
ENTITY X IS
                              PORT(
                                           );
                   ARCHITECTURE example of X IS
                   BEGIN
                        ... HDL code for X ...
                                                                                                                                                                  1220
                     Y:Y
PORT MAP( : : );
 \begin{array}{l} C <= & \dots \\ \hline 1230 \\ - !! \ [count, countname0, clock] <= & Y.P; \\ - !! \ Q <= & Y. \ [B1.count.count1] \ AND \ A; \\ - !! \ [fail, failname0, "fail msg"] <= & Q \ XOR \ B; \\ - !! \ [harvest, harvestname0, "harvest msg"] <= & B \ AND \ C; \\ \end{array} 
                   END;
```

Fig. 12B





Fig. 13A

28/62



```
ENTITY OVR IS
      PORT(
                            : IN std ulogic vector(0 .. 4);
                ... other ports as required ...
                                OUT std ulogic vector(0 .. 4);
                                    OUT std ulogic
            );
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R IN = > \{R(0...4)\};
                                                                           1340
... other ports as needed ...
--!!:
                                                               1351
--!! End Inputs
--!! Outputs

--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];

--!! End Outputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN
     ... HDL code for entity body section ...
END;
```

Fig. 13C

**ENTITY FOO IS** 

30/62

```
PORT(
                                              );
                 ARCHITECTURE example of FOO IS
                  BEGIN

\begin{array}{c}
\vdots \\
\vdots \\
-!! & \text{C1381} \\
-!! & \text{C1382} \\
-!! & \text{ROV(0 to 4)} < = \dots; \\
-!! & \text{RT} < = \dots; \\
-!! & \text{RT} < = \text{ROV(0 to 4)};
\end{array}


\begin{array}{c}
\vdots \\
-1383 \\
-1384
\end{array}
```

Fig. 13D

AUS920000861US1


Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network





32/62

Fig. 14B



TEST CIGIL

```
ENTITY DET IS
      PORT(
                                      IN std ulogic;
                 В
                                      IN std_ulogic_vector(0 to 5);
                 C
                                      IN std ulogic;
                 D
                                      IN std ulogic;
                 event x
                                      OUT std ulogic vector(0 to 2);
                                      OUT std ulogic;
                 x here
             );
--!! BEGIN
--!! Design Entity: LM;
--!! Inputs
--!! B => P.Q.B;

--!! C => P.C;


--!! D => D;

--!! End Inputs
                                                                             1480
--!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
--!! End;
ARCHITECTURE example of DET IS
BEGIN
   ... HDL code ...
END;
```

Fig. 140

· · · ·					<i></i>
1661				1662	
1663	1:	X1	В3	X	COUNT1
	2:	X1.Z	B1	Z	COUNT1
	3:	X1.Z	B2	Z	COUNT1
	4:	X2	В3	X	COUNT1
	5:	X2.Z	B1	Z	COUNT1
	6:	X2.Z	B2	Z	COUNT1
	7:	Υ	B4	Υ	COUNT1
	8:	Y.Z	B1	Z	COUNT1
	9:	Y.Z	B2	Z	COUNT1

Fig. 15







Fig. 16B






Fig. 17A




Fig. 17B




Fig. 17C

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network





Fig. 18A



AUS920000861US1 Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network





Fig. 19A



AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network




Fig. 20A




Fig. 20B




Fig. 20C

47/62




Fig. 20D






Fig. 20E

AUS920000861US1
Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network








Fig. 20H





Fig. 201

53/62






Fig. 21B







Fig. 21C

AUS920000861US1
Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network





AUS920000861US1
Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network





AUS920000861US1
Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network








Fig. 23B




Fig. 23C